SERIAL NO.: 09/747,056 PETER H. PRIEST (919-806-1600)





FIG. 2 FETCHED INSTRUCTION <del>-</del> 200 INSTRUCTION REGISTER 20~ 24 OUTPUT ENABLES WRITE ENABLES ADDRESS VIM LOAD/STORE 22~ CONTROL WRITE DATA iVLIW MEMORY VIM READ DATA iVLIW REGISTER 26~ TO INSTRUCTION DECODE UNITS

3/12



4/12

	110. TA	
LV1- LOAD/MODIFY VLIW-400 Encoding /410	IFY VLIW-400 0	411
31 30 29	28 27 26 25 24 23 22 21 20 19 18 17	16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
Group S/P	CtrlOp 0 UAF InstrCnt 0	0 0 SU LU ALU MAU DSU VB 0 VIMOFFS
Syntax/Operation /	ion / 420	
Instruction	Operands	Operation
LV1.[SP]	V(01), VIMOFFS, InstrCnt, d=(SLAMD), F=[AMD]	(V[01]+VIMOFFS)[SU] ——disable if (d=S) (V[01]+VIMOFFS)[LU] ——disable if (d=L) (V[01]+VIMOFFS)[ALU] ——disable if (d=M) (V[01]+VIMOFFS)[MAU] ——disable if (d=M) (V[01]+VIMOFFS)[UAF] ——ALU if (F=A or F=) (V[01]+VIMOFFS)[UAF] ——MAU if (F=M) (V[01]+VIMOFFS)[UAF] ——MAU if (F=M) (V[01]+VIMOFFS)[UAF] ——DSU if (F=D) if (instrCnt > 0

5/12

	( r				Γ
	430	16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 0 0 SU LU ALU MAU DSU Vb 0 vim0ffs		Operation	Execute (V[01]+VIMOFFS][SU] if (E=S) Execute (V[01]+VIMOFFS][LU] if (E=L) Execute (V[01]+VIMOFFS][ALU] if (E=A) Execute (V[01]+VIMOFFS][MAU] if (E=M) Execute (V[01]+VIMOFFS][DSU] if (E=D) (V[01]+VIMOFFS][UAF] —— ALU if (F= or F=A) (V[01]+VIMOFFS][UAF] —— MAU if (F=M) (V[01]+VIMOFFS][UAF] —— DSU if (F=D)
F16. 4B ^		0 2	, 435		
: <u>1</u> 6.		20 19 18 0 0 0	.4		
_		20 19 0 0			· ·
		21 2			SLAMD
		2		qs	VIMOFFS, E={SLAMD}, F=[AMDN]
		23   2 UAF		Operands	OFFS,
		7 X		9	MIV .
		35			V[ 01]
	-425	27   26 Ctr10p			_
	<u>&gt;</u>	127 Ctr			
		88	ation	_	
	ECUTE 19	0       	Oper:	ction	[SP]
	XV1- EXECUTE VLIW — 425 Encoding	31 30 29 28 27 26 25 Group S/P CtrlOp	Syntax/Operation	Instruction	XV1.[SP]


6/12

FIG. 4C	450	18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 UnitVIM 0 0 0 0 0 Vb 0 vimOffs	460	Operation	<pre>if (LI=0) Load disable bit only disable bit @ (V[01]+VIMOFFS)[UnitVIM]   — d</pre>	if (LI=1) Load instructions   disable bit @ (V[01]+VIMOFFS)[UnitVIM] d	Load next InstrCnt instructions into (V[01]+VIMOFFS)[UnitVIM] —— 1st Instruction following LV2	(V[01]+VIMOFFS)+1)[UnitVIM] —— 2nd Instruction following LV2	(V[O1]+VIMOFFS)+InstrCnt)[UnitVIM] —— (InstrCnt) th Instruction following LV2  InstrCnt is a binary coded number, 0 thru F, that represents from 1 to 16 instructions that can be
FI	FY VLIW- 2 — 455	28   27   26   25   24   23   22   21   20   19   CtrlOp   0   LI   d   InstrCnt	UO!	Operands				LI. u=U∩itVIM. V[01]. VIMOFFS. InstrCnt. d	
	LV2- LOAD/MODIFY VLIW- 2~ Encoding	31   30 29 Group S/P	Syntax/Operation	Instruction				LV2.[SP]	-


7/12


								<											
XV2- EXECUTE VLIW — 475	VL IW - 475							) )				470							!
Encoding											_	2~							
31   30   29	31   30   29   28   27   26	-	25   24   23   22   21   20   19   18   17   16   15   14   13   12   11   10   9   8   7   6   5   4   3   2   1   0	22	21	8	13	18	17	16	15	14   13	12	11	10 9	187	6 5	4 3	2 1 0
Group S/P	Ctr10p		UAF	0		0 Vp		SOFS	<u>ي</u>			LOFS			AOFS		MOFS	-	DOFS
Syntax/Operation	tion							480	0				•						
Instruction			Oper	Operands					_					9	Operation				
XV2.[SP]	V[ 01	_	. SOFFS, LOFS, AOFS, MOFS, DOFS, F=[AMDN]	OFS, F=[ AM	AOFS DN]	, MOI	5.			Exec Exec Exec Exec	ute ute oute	Execute (V[01]+S0FFS)[SU] if (d=0) Execute (V[01]+L0FFS)[LU] if (d=0) Execute (V[01]+A0FFS)[ALU] if (d=0) Execute (V[01]+M0FFS)[MAU] if (d=0) Execute (V[01]+D0FFS)[DSU] if (d=0) Execute (V[01]+D0FFS)[DSU] if (d=0)	SOFFS LOFFS AOFFS MOFFS DOFFS V[ 01]	MAN INTERPRETATION	] if () if (	if (d=0) if (d=0) if (d=0) if (d=0) Jif (d=0) JFS)[unit]	j;	d=1)	

SERIAL NO.: 09/747.056 PETER H. PRIEST (919-806-1600)




SERIAL NO.: 09/747,056 PETER H. PRIEST (919-806-1600)





SERIAL NO.: 09/747,056 PETER H. PRIEST (919-806-1600)



12/12

